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 
Abstract— A simple device-level characterization 
approach to quantitatively evaluate the impacts of different 
random variation sources in FinFETs is proposed. The 
variations of Vth induced by the two major categories of 
variation sources: metal gate granularity (MGG) and 
line-edge roughness (LER) are theoretically decomposed 
based on the distinction in physical mechanisms and their 
influences on different electrical characteristics.  The 
effectiveness of the proposed method is confirmed through 
both TCAD simulations and experimental results. This 
work can provide helpful guidelines for variation-aware 
technology development. 
 
Index Terms— FinFET, Random Variation, Characterization, 
Line-edge Roughness (LER), Metal Gate Granularity (MGG). 
 
I. INTRODUCTION 
ITH the continuous scaling of CMOS technology, random 
variations have caught lots of attentions [1-7]. The most 
challenging variation sources are random dopant fluctuation 
(RDF), metal gate granularity (MGG) and line-edge roughness 
(LER). For FinFET technology, RDF is suppressed owing to 
the lightly doped fin, but LER is deteriorated due to the 
complexity of the structure, resulting in fin-edge roughness 
(FER) and gate-edge roughness (GER). The three major 
variation sources are illustrated in Fig. 1. 
Although the origins of these random variation sources are 
different, their impacts on the device electrical characteristics 
are difficult to be distinguished from each other. Most previous 
studies targeting on single random variation source were based 
on TCAD simulation without experimental evidence [8], and 
those experimental studies could only provide an investigation 
on the overall impacts of different variation sources [9].  
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However, it is important to know experimentally how many 
impacts of each variation source bring exactly on device 
electrical characteristics. For technology development, it 
provides direct assessment on the relative importance of the 
random sources for different processes, thus giving guidelines 
for process optimization.  
In this work, we found that these variation sources can be 
classified into two categories based on their unique physical 
mechanisms on device electrical characteristics. And a simple 
characterization approach is proposed for the decomposition of 
their impacts on Vth. This method is verified through both 
‘atomistic’ TCAD simulations and experimental results. 
II. METHODOLOGY 
The major variation sources have very distinct physical 
mechanisms, displayed as divergence in the impacts on 
different electrical figures of merit. MGG affects the effective 
workfunction of the gate, leading to a direct shift of threshold 
voltage Vth. As for LER (FER and GER), the effective fin width 
and the effective gate length are influenced, resulting in the 
change of device electrostatic control. Therefore, both Vth and 
subthreshold swing (SS) are affected by LER (either FER or 
GER), but only Vth would be affected by MGG. 
In order to confirm the above speculations, ‘atomistic’ 
TCAD simulations are carried out based on 14nm FinFET 
template designed in collaboration between IBM, Glasgow 
University and Gold Standard Simulations (GSS) [10], with the 
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Fig. 1. Illustration of the major random variation sources in FinFETs: metal 
gate granularity (MGG), gate-edge roughness (GER) and fin-edge roughness 
(FER). 
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GSS atomistic simulator GARAND [11].  
As shown in Fig. 2, MGG induces Vth variation only, while 
LER contributes to both Vth and SS variation, as expected. 
Moreover, LER induced SS variations are found to have a 
strong linear correlation with the corresponding Vth variations. 
Accordingly, the following treatments can be made: 
(1) SS variation (δSS) is induced totally by LER; while Vth 
variation (δVth) is induced by both MGG (𝛿𝑉𝑡ℎ
𝑀𝐺𝐺) and LER 
(𝛿𝑉𝑡ℎ
𝐿𝐸𝑅): 
 
LER
th
MGG
thth VVV          (1) 
 
(2) SS variation (δSS) has linear dependence on Vth variation 
induced by LER (𝛿𝑉𝑡ℎ
𝐿𝐸𝑅): 
 
LER
thVkSS           (2) 
 
(3) MGG induced Vth variation (𝛿𝑉𝑡ℎ
𝑀𝐺𝐺) is independent from 
LER induced Vth variation (𝛿𝑉𝑡ℎ
𝐿𝐸𝑅). 
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Then, the covariance matrix of δVth and δSS can be written 
as: 
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Therefore, the only parameter k can be calculated from the 
covariance matrix as follow: 
 
21
22


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And the Vth variation induced by the two categories can be 
calculated, as follow: 
LER induced:  
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and MGG induced: 
 
 
     
 
 
2
2
2
222
k
SS
V
VVV
th
LER
thth
MGG
th





      (7)  
III. RESULTS AND DISCUSSION 
A. Verification with TCAD Simulations 
Fig. 3 (a) shows the TCAD simulated δSS and δVth with 
combined random variation sources. A moderate linear 
correlation between δSS and δVth can be observed, which would 
be the compromised impacts of MGG and LER. In order to 
verify the proposed method, the extraction results from the 
combined cases (i.e., extracted from Fig. 3 (a)) are compared 
against the simulation results with each individual random 
variation source, as shown in Fig. 3 (b) and (c). The good 
consistency confirms the accuracy of the proposed method. 
B. Verification with Experimental Results 
The devices measured in this work are fabricated based on 
16nm FinFET technology, with different Lg and NFin=4. The 
typical transfer curves are plotted in Fig. 4 (a), from which Vth 
and SS are then extracted. As shown in Fig. 4 (b), there is a 
moderate linear correlation between SS and Vth, indicating the 
compromised impact of LER and MGG, from which σ2(𝑉𝑡ℎ
𝑀𝐺𝐺) 
and σ2(𝑉𝑡ℎ
𝐿𝐸𝑅) can be extracted then. 
 
Fig. 2. The correlations between Vth and SS under each individual random 
variation sources. All MGG, FER and GER induce large variation into Vth, but 
only FER and GER contribute significantly to SS variation, which has strong 
linear correlation with Vth variation. As for RDF, the corresponding variations 
are small enough to be neglected, as expected for FinFETs with lightly doped 
fin. 
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Fig. 3. (a) The correlation between δSS and δVth under combined variation 
sources; (b) Comparison of MGG induced σVth between extraction from Fig. 3 
(a) and TCAD simulation considering only MGG; (c) Comparison of 
FER+GER induced σVth between extraction from Fig. 3 (a) and TCAD 
simulation considering LER and GER. 
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Fig. 4. (a) Measured transfer curves. (b) The corresponding δVth and δSS, 
showing a clear linear correlation between δVth and δSS.  
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In order to further verify the proposed method, the geometry 
dependence of σVth is examined. The impacts of LER and MGG 
have different dependence on FinFET geometry, especially Lg, 
due to their distinct physical mechanisms. Generally, the 
standard deviation of random variation would be proportional 
to the reciprocal square root of gate area. For MGG, Vth 
variation is caused by the dispersion of the effective work 
function, which directly depends on the gate area. So 𝜎𝑉𝑡ℎ
𝑀𝐺𝐺 
would be proportional to the reciprocal square root of Lg. 
However, for LER, Vth variation would depends on the gate 
control, thus deteriorated with smaller Lg, as discussed in our 
previous study [12]. Therefore, as Lg gets smaller, 𝜎𝑉𝑡ℎ
𝐿𝐸𝑅 
would increase much faster than reciprocal square root of Lg. 
This can be confirmed as in Fig. 5, which shows Monte Carlo 
simulation results based on our newly-developed predictive 
compact model of FinFET random variations [12]. In the case 
of long channel, both LER and MGG variation follow the 
proportional rule against square root of Lg, while in the case of 
short channel, LER variation dramatically increases and 
deviates from the previous trend. This is caused by the coupling 
effect between LER variation and short channel effects. 
Accordingly, the Lg dependence of 𝜎𝑉𝑡ℎ
𝑀𝐺𝐺  and 𝜎𝑉𝑡ℎ
𝐿𝐸𝑅 from 
experimental extractions are plotted in Fig. 6. 𝜎𝑉𝑡ℎ
𝑀𝐺𝐺  is 
basically proportional to the reciprocal square root of Lg, as 
expected. As for 𝜎𝑉𝑡ℎ
𝐿𝐸𝑅, the variation increases much faster. 
Although the transition as expected in the simulation result 
(Fig. 5 (a)) is not observed, the growth trend obviously exceeds 
the proportional one. In this case, the effectiveness of the 
proposed method is confirmed.  
This quantitative evaluation of the impacts induced by MGG 
and LER can provide helpful information for technology 
development.  It is worth noting that for short Lg, the variations 
induced by LER is comparable with those induced by MGG. 
And according to the growth trends, LER is likely to take over 
the dominating role of MGG very soon if LER is not optimized 
as Lg continues to scale down. 
IV. CONCLUSION 
A novel and simple method to decompose the impacts 
induced by different random variation sources in FinFETs on 
the variation of device electrical characteristics is proposed. 
The influence of two major categories of random variation 
sources: MGG and LER on σVth are decomposed theoretically 
and verified by both TCAD simulations and experimental 
results. 𝜎𝑉𝑡ℎ
𝐿𝐸𝑅 increases dramatically when Lg shrinks, while 
𝜎𝑉𝑡ℎ
𝑀𝐺𝐺 is basically proportional to the reciprocal square root of 
Lg. The proposed method is helpful for variability-aware 
design-technology co-optimization, by providing a simple way 
to experimentally and quantitatively evaluate the impacts 
caused by different random variation sources from device level. 
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Fig. 5. σVth caused by (a) LER and (b) MGG vs. reciprocal square root of Lg 
(NFin=1). In the long channel region, both variations are proportional to the 
reciprocal square root of Lg, while in the short channel region, LER induced 
σVth starts to deviate from the previous trend and increase dramatically. 
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Fig. 6. Extraction results from experimental data. While 𝜎𝑉𝑡ℎ
𝑀𝐺𝐺 is basically 
proportional to the reciprocal square root of Lg, 𝜎𝑉𝑡ℎ
𝐿𝐸𝑅 increases dramatically 
as Lg decreases.  
0 2 4 6
0
5
10
15
20
 
 
 
 
 LER  @Vd=50mV
 MGG @Vd=50mV
 LER  @Vd=0.8V
 MGG @Vd=0.8V
   (μm-0.5)
σ
V
th
(m
V
)
MGG
LER
